BRILLNICS

ISO 9001

Menu

  • Home
  • Products
    • Brillnics CMOS Image Sensors
    • The CMOS Image Sensor
  • Technology
    • Technology Top
    • Papers
  • Support
  • News & Events
  • About Us
  • Career

Paper

4.0µm Stacked Voltage Mode Global Shutter Pixels with Single Exposure High Dynamic Range

2022 October

Authors Ken Miyauchi, Kazuya Mori, Toshiyuki Isozaki, Yusuke Sawai, Naoto Yasuda, Ho-Ching Chien, Ken Wen-Chien Fu, Isao Takayanagi, Junichi Nakamura

ITE Transactions on Media Technology and Applications

In this paper, two types of 4.0 µm back side illuminated stacked voltage mode global shutter pixels implemented in a prototype CMOS image sensor are reported. One is a pixel with a lateral overflow integration capacitor (LOFIC) to expand the sensor dynamic range and the other is a pixel having dual photodiodes and dual conversion gains which enables the phase detection auto focus capability with single exposure high dynamic range (SEHDR). Thanks to the LOFIC and the dual conversion gain technologies, SEHDR of 90 dB and 77 dB has been achieved in the global shutter mode

Paper

(in Japanese) 監視カメラ用CMOSイメージセンサ

Paper:

An Area Efficient Readout Curcuit for CMOS Image Sensor with Lateral Overflow Integration Capacitor

Back

BRILLNICS
Copyright © 2016 BRILLNICS All Rights Reserved.