BRILLNICS

ISO 9001

Menu

  • Home
  • Products
    • Brillnics CMOS Image Sensors
    • The CMOS Image Sensor
  • Technology
    • Technology Top
    • Papers
  • Support
  • News & Events
  • About Us
  • Career

Paper

A 4.6μm, 512×512, Ultra-Low Power Stacked Digital Pixel Sensor with Triple Quantization and 127dB Dynamic Range

2020 Dec-15

Authors Chiao Liu*, Lyle Bainbridge*, Andrew Berkovich* , Song Chen*, Wei Gao*, Tsung-Hsun Tsai*, Kazuya Mori, Rimon Ikeno, Masayuki Uno, Toshiyuki Isozaki, Yu-Lin Tsai, Isao Takayanagi and Junichi Nakamura
*Facebook Inc.

2020 IEEE International Electron Devices Meeting (IEDM)
https://ieeexplore.ieee.org/abstract/document/9371913

A 512×512 digital pixel sensor (DPS) in stacked CIS process for ultra-low power, ultra-wide dynamic range mobile computer vision applications is presented. Each 4.6µm DPS pixel has an ADC and 10-bit SRAM. We introduce a single exposure triple quantization (3Q) scheme to achieve 127dB DR while consuming 5.3mW at 30fps.

Paper

(in Japanese) Single-Exposure, Single-Photodiode High-Dynamic-Range Image Acquisition and LOFIC Technology

Paper:

(in Japanese) ハイダイナミックレンジCMOSイメージセンサ ブリルニクスの取り組み

Back

BRILLNICS
Copyright © 2016 BRILLNICS All Rights Reserved.